APPENDIX A

© 1996, 1997, 1998, and 1999 Science Applications International Corporation

```
STITLE (VACIS2)
1
               SREGISTERBANK (0.1)
                                           FIRMWARE OPERATING SYSTEM
                                                               for the
                           VEHICLE AUTOMATED CONTRABAND INSPECTION
                                                     SYSTEM (VACIS)
                                                            12-AUG-96
10
                         by Eric Ackermann/Ken Valentine/Jeff Adams
                                  Instrument Products Organization
                                  Copyright 1996,97,98,99 by SAIC
15
                         This work is dedicated to the memory of Ken
20
                       The target CPU is a DALLAS 87C520 æP running
               :at 24 Mhz.
                                                ---- REVISIONS -----
               ;VOO.0 - As released for 24 Mhz crystal and
; RS-485 half-duplex serial communications.
25
                                   Serial comm handled by Siemens SAB 82526
                                  High Level Serial Communications Controller.
                                  SCC is operated as a slave in Normal Response
                                  Mode with Buad Rate set by the Master's
                                   Mode with Buad Rate set by .... (System Controller's) clock.
** 12-AUG-96 **
30
                                  Cleaned up the buffer handling of counter data
               :V01.2
                                   in order to fix bug of not ignoring the unused
                                  counters. Added the WRITE_DAC command handler. Uncommented the DAC init. Added READDAC command.
35
                                  Added Counter Reset command.
                                                                                           ** Jeff Adams **
40
               ;V01.3
                                  Added Stretch Memory to DAC communication.
                                  is needed as running at full speed violates min WR pulse width of AD7228 DACs.

** 21-JAN-98 **
                                                                                            ** Jeff Adams **
                                 Removed unused code, added comments, fixed minor bugs and renamed file to VACIS2.ASM from VACISBBD.ASM in preperation for first system demo.

** 26-JAN-98 **
               :V02.0
45
                                                                                            ** ESA **
                                  Put SJMP NXT_IC line back in for proper counter
                                   reading. Done by JA 1-29-98, documenting now.
                                                                                           ** 11-FEB-98 **
** ESA **
               ; V02.2
                                  Set default DAC (discriminator) setting to optimum value
55
                                  of 225.
                                                                                            ** 11-FEB-98 **
                                                                                            ** ESA **
               ;unreleased Add packet mode for PC to slave comm.
60
                                                                                                 12-JAN-99**
                                    MEMORY MAP FOR DS87C520 RAM REGISTERS
                      (Regs $00-$3F, Directly/Indirectly Addressable RAM)
65
                                   (Includes GPRs and Bit-Addressable RAM)
                   70
                   * REG_04 * R4-BANKO * R5-BANKO * R6-BANKO * R7-BANKO * (MAIN) * (M
75
                   REG_OC ' R4-BANK1 ' R5-BANK1 ' R6-BANK1 R7-BANK1 ' CNTR_RDS ' LTCH_CNTR_TMR
80
```

APPINDIX A

```
TO
              LB
  CANNYNYNYNYNYN
   * REG_10 ' RO-BANK2 ' R1-BANK2 ' R2-BANK2 ' R3-BANK2 *
85
   * REG_14 ' R4-BANK2 ' R5-BANK2 ' R6-BANK2 ' R7-BANK2
   • REG_18 ' RO-BANK3 ' R1-BANK3 ' R2-BANK3 ' R3-BANK3
90
   * REG_1C ' R4-BANK3 ' R5-BANK3 ' R6-BANK3 ' R7-BANK3 '
   95
   • REG_20 3
         3 PROG F
   * REG_24 '
100
   * REG_28 3
   105
   * REG_2C 3
   * REG_30 'CNTR_BUF..'. (NON PKT)'
   110
   REG_38 3
   115
     MEMORY MAP FOR DS87C520 RAM REGISTERS
   (Regs $40-$7F, Directly/Indirectly Addressable RAM)
120
   * REG_40 'ODD_BEGIN'
   * REG 44 3
   125
   REG_4C 3
   * REG_50 'OVRFLWO_7 'OVRFLW8_F ' TEMP_LSB ' TEMP_MSB
130
   REG_54 'GC_RCV_LSB'
             'GC RCV MSB'RL RCV_LSB'
   REG_58 'RL_RCV_MSB'NUMERR_LSB'NUMERR_MSB'
   135
   REG_5C '
   * REG_60 ' CUR_LTCH_CNTR_TM
               PKT_BUF_IN
          HB
   140
   REG_64 3
        PKT_BUF_OUT
   145
   150
   * REG_74 3
   CANANANANA
                   PÄÄÄÄ
   * REG 78 3
   155
    (Regs $80-$9F, Indirectly Addressable RAM)
   160
```

* REG_84 3

```
REG_88
    165
    CAAAAAAAAAA
    * REG_90 3
    CXXXXXXXXXXX
    REG_94
170
    CAAAAAAAAAA
    REG_98 3
    CXXXXXXXXXXX
175
       MEMORY MAP FOR DS87C520 RAM REGISTERS
      (Regs $A0-$FF, Indirectly Addressable RAM)
180

    REG_A0 'DUMYOF0_7 'DUMYOF8_F '

    * REG_A4 3
185
    REG_AC 3
    190
    * REG_BO 3
    CYMYNY
    * REG_B4 'REC BUFFER'.....
                  'STRT RFIFO'
    * 'REC_CNT_LO'REC_CNT_HI' HDLC_CNTL' COMMAND *
    * REG_B8 'HDLC_STTS/'
195
         DACV/
            3 DACV+1/ 3 DACV+2/
                        DACV+3
        'SYNC NEW_ ' NEW_LTCH_CNTR_TM
    200
    * REG_BC '
              DACV+5
                   DACV+6
    * REG_CO 3
    •
         DACV+8 3
              DACV+9 1
                   DACV+A
    205
    REG_C4
    * REG_C8 'RFIFO MAX '
        'HDLC_STTS '
210
    * REG_CC 3 DAC_SAV
    * REG D0 3
215
    * REG D4 3
    REG_D8 3
                       ..DAC
220
    REG EO 3
         STACK
             3 STACK+1
                  3 STACK+2
    REG E4 3
    225
    CANANANANA
230
    * REG_FO '
    CAAAAAAAAA
               ₽₿₭₿₭₭₭₭₭₭₭₭₭₭₭₭₭₭₭₭₭₭₭₭₭₭₭₭
    * REG F4 3
    235
    * REG_FC ' ' ' ' ' STACK+1F - Efficientialitifitititititititititititititi
240
      ----* MEMORY ALLOCATION -----*
   SNOLIST
   $INCLUDE(87C520.PDF)
```

```
SLIST
245
       DSEG
                                ;On-board RAM byte definitions
                            08H ; RO, Reg Bank 1. Needs label for PUSH/POP Instructions
       RO_RB1
                      EOU
                            OAH ; Cntr for loops doing I/O w/cntr ICs (R2 Bank 1).
        IC CNTR
                      EOU
                            OBH ; Num of PKTs to be Xmitted. Dec'd in Tl during PKT Xmit and
       SND_PKT_SIZ
                      EQU
                                ;...set to NEW_PKT_SIZ when Xmit done
250
                            ODH ; Init'd to NEW_PKT_SIZ and dec'd to indicate PKT done
       CNTR RDS
                      EOU
                                ; ... (R5, Bank 1).
                            EQU 0EH ;Software timer inc'd in TO int to cause latching
       LTCH_CNTR_TMR_LB
                                      ;... of counters. Low byte (R6, Bank 1).
                                     ; High byte (R7, Bank 1).
       LTCH_CNTR_TMR_HB EQU OFH
255
       BD_ADR
                      EQU 1FH ; Printed Circuit Board Adr
                                ;...as read from DIP switch
                            21H ; Program status/control flags
        PROG_F
        STATUS
                           2FH ; Serial status-byte bits
                            30H ; Start of buffer for 32 bytes of counter data
260
        CNTR BUF
                      EQU
                           40H ;Beginning of Odd counter bank in buffer.
50H ;Overflow byte for counters 0-7
        ODD BEGIN
                      EQU
       OVRFLW0 7
                      EOU
                            51H ; Overflow byte for counters 8-15. OVRFLW bytes not
       OVRFLW8 F
                      EOU
                                ;...currently used. When implemented will indicate
265
                                 ;...which counter has overflowed. See CTROVF bit.
                            52H ; Temp low byte
       TEMP_LSB
                      EQU
        TEMP_MSB
                      EQU
                            S3H : Temp hi byte (1 bit in TEMP_MSB.0)
        GC_RCV_LSB
                            54H ;Get Counts Received counter low byte (Real&Fake) 56H ;Get Counts Received counter high byte (Real&Fake). Used for
        GC_RCV_MSB
                      EQU
                                 ; ... diagnostics only. Xmitted with SND_DEBUG cmnd.
270
                            57H ; Reloads Received counter low byte
        RL RCV LSB
                      EOU
        RL_RCV_MSB
                      EOU
                            58H ; Reloads Received counter high byte. Used for
                                :...diagnostics only. Xmitted with SND_DEBUG cmnd.
                            59H ; Number of Errors counter low byte
        NUMERR_LSB
                      EOU
                            5AH ; Number of Errors counter high byte. Used for
275
        NUMERR MSB
                      EOU
                                    .diagnostics only. Xmitted with SND_DEBUG cmnd.
                               EQU 060H ; Reload value for LTCH_CNTR_TMR during PKT. Reset
        CUR_CNTR_LTCH_TM_LB
                               EQU 061H :...to NEW_LTCH_CNTR_TM at start of new PRT (in T0).
EQU 062H ;Ptr for loading a new set of cntr data from cntr latches
        CUR_CNTR_LTCH_TM_HB
        PKT_BUF_IN_LB
PKT_BUF_IN_HB
280
                               EQU 063H ;...to on-board RAM buffer for compiling current PKT.
        PKT_BUF_OUT_LB
                               EQU 064H ;Ptr for loading a complete PKT buffer into Siemens
        PKT_BUF_OUT_HB
                               EQU 065H ;...XFIFO for transmission.
        DUMYO LSB
                      EQU 80H ;LB of 1st test data word (Fake Data)
                      EQU OAOH ; Overflow byte for dummy data ;...words 0-7.
        DUMYOFO_7
285
        DUMYOF8_F
                      EQU OA1H ; Overflow byte for dummy data
                                ;...words 8-0fh.
        REC_CNT_LO
                      EQU 0B4H ; Low byte of rec'd byte count
                                 ;...as read from SCC RBCL reg
290
        HDLC_CNTL
                      EQU 0B6H ; HDLC Control byte - first byte
                                ;...in RFIFO for all messages
                      EQU 0B7H ;2nd byte of every message -
        COMMAND
                      ;...command from system cntrlr
EQU OBSH ;Rec buffer location for DAC settings sent with the
        DACV
295
                                 .... SET_DACS command.
        NEW_PKT_SIZ EQU 088H ; For PKT cmnds rec buffer location for the packet size of the
                                 ;...next packet.
        NEW_LTCH_CNTR_TM_LB EQU 0B9H ;Rec buffer location for time between cntr latches as
        NEW_LTCH_CNTR_TM_HB EQU OBAH ; ... sent by PKT_SYNC, PKT_ASYNC or TST_PKT_S commands.
                                          :...Format is 65535-(# of TO intervals). Adjusted by :...Master to account for varying speeds of target.
300
        DAC_SAV
                      EQU OCCH ;Used to save DAC values for readback
        STACK
                      EOU OEOH ; Bottom of stack
305
        BSEG
                                ;On-board RAM bit definitions
        RESET_526
                      BIT P1.0
                                      ;82526 RESET, active high
                      BIT P1.1
BIT P1.2
        GATE
                                      ;82C54 GATE
                                      ;Data I/O for DS1620
        DIO
                      BIT P1.3
                                      ;Clock for DS1220 temp sense
        SCK
                      BIT P1.4
310
        SEL
                                      ;Select for DS1620
                      BIT P1.5
        SPRP15
                                      ; SPARE
        SPRP16
                      BIT P1.6
                                      :Spare
        SPRP17
                      BIT P1.7
                                      ;Spare
                                      ;82526 Interrupt
        INT_526
                      BIT P3.2
315
                                      :External Interrupt
        INT RO
                      BIT P3.3
                                      :...Request (-INT1)
                                      ;...(not used)
        STS_XDU
                      BIT STATUS.0
                                      ;Transmit Data Underrun (XDU)
                                      :...CPU not feeding XFIFO fast enough
320
        CTROVF
                      BIT STATUS.1
                                      ;Count overflow in one
                                      ;...or more counters
        STS_INVALID BIT STATUS.2
                                      ;A valid frame received but the
                                       ...message was not valid
        STS_RDO_RFO BIT STATUS.3 ;Rec Data Overflow (RDO) in RSTA
```

```
;...or Rec Frame Overflow (RFO)
325
                                      ;...in EXIR
                                      ;General status bit to indicate
       STS_OTHER
                      BIT STATUS.4
                                      ;...an unexpected error type
                                      ...reported by SCC
                      BIT STATUS.5
                                      ;Protocol Error reported
330
       STS_PCE
                                      :...on last reception
                      BIT STATUS.6
                                      ; Received Aborted message
       STS_RAB
                                      :...status from SCC
                                      ; Indicates last PKT never sent or aborted - there is
       RES_PKT
                      BIT STATUS.7
335
                                      ;...a slight chance this bit is set in error if POLL from
                                      ; ... Master comes after JNB PKT_QUED and before or during
                                      ; ... MOV A, #XRES in QUE_PKT sub.
                       BIT STATUS.7 ; Checksum error in last
        ;STS_CRC
                                      :...received message
       CNTRS_LTCHD
                      BIT PROG_F.0
                                      ; Indicates cntrs latched and ready to be read to buffer.
340
                                      ... Set in TO int and clr'd after cntrs read.
                                     ;Set after first 32 bytes of a pkt have been loaded into XFIFO.
       PKT OUED
                      BIT PROG_F.1
                                      ;... When set EXO will set TF1 on next XPR to force T1 int
                                      ; ... which finishes pkt transmission once initiated.
        SYNC_CMND
                      BIT PROG_F.2
                                      ; Set in Seimens int when PKT_SYNC or TST_PKT_SYNC cmnd rec'd.
345
                                        .. Polled during cntr read to buffer to abort and execute cmnd.
                                      ;Clr if data type is real counts in PKT mode, set if test counts.
       DATA_TYPE
                      BIT PROG_F.3
                                     ;...Set in PKT_SYNC or TST_PKT_SYNC cmnd.
;Indicates current buffer for new cntr data in PKT mode. If clr
                      BIT PROG_F.4
        PKT_BUF
                                     :...loading CNTR_BUFO, if set loading CNTR_BUF1.
;Set in PKT_SYNC or TST_PKT_SYNC cmnd to indicate PKT mode. All
350
                      BIT PROG_F.5
        PKT_IN_PROG
                                      ;...non-PKT cmnds will call STOP_PKT to clr and end PKT mode.
        NEW_CMND
                      BIT PROG_F.6 ; Set when a valid command
                                      ;...rec'd, cleared when cmnd
355
                                      ;...is being executed.
                                      ;Set on Trans Pool Ready (XPR)
        XFIFO_RDY
                      BIT PROG_F.7
                                      ;...int, cleared when XFIFO
                                      ;...is written to.
360
        XSEG
                                   :External Hardware Definitions.
                                   :...READ/WRITE addresses
        PKT_BUF0
                       EQU 0000H
                                   ;Starting address of buffer 0 in on-board 1K RAM.
                                   :Starting address of buffer 1 in on-board 1K RAM.
:...Each buffer is 1/2K (512 bytes) so can handle max PKT size of 16.
        PKT_BUF1
                      EQU 0200H
                                  ;DIP Switch Address. LB must be
        DIP_SW
                      EOU 04FFH
365
                                   :...FF to avoid bus contention on
                                   :...external memory read cycle (this may not
                                   :...be needed w/stretch memory). HB must be
                                   :...04 so as not to access internal 1K SRAM.
370
        CNTR_0
                      EQU 4000H
                                   ;Counter Channel-0
                      EOU 4100H
        CNTR_1
                                   ;Counter Channel-1
                       EOU 4200H
                                   ;Counter Channel-2
        CNTR 2
                      EQU 4300H
                                   :Control Word (0-2)
        CTRL02
                       EQU 4800H
                                   ;Counter Channel-3
        CNTR 3
375
        ; 00000
                       EQU 4B00H
        CTRL35
                                   ;Control Word (3-5)
                      EQU 5000H
        CNTR 6
                                   ;Counter Channel-6
                      EQU 5100H
                                   ;Counter Channel-7
        CNTR_7
                                   ;Counter Channel-8
        CNTR_8
                      EQU 5200H
380
        CTRL68
                      EQU 5300H
                                  :Control Word (6-8)
        : ùùùùù
                      EQU 6800H
                                  ;Counter Channel-15
        CNTR_F
CNTR_10
                                   ;Counter Channel-16
                      EQU 6900H
                       EQU 6A00H
                                  ;Counter Channel-17
        CNTR_11
                                   ;Control Word (15-17)
385
        CTRLF11
                       EQU 6BOOH
                       EQU 7000H ;8-Bit DAC Discriminator
        LLD_0
        ;...Control (0-15)
        ; Addresses 8000H to OBFOOH are uncommitted
        ;-----SAB82526 SCC Register Addresses-----FIFO EQU 0C040H ;32 byte Transmit/Recieve
390
        FIFO
                                    ;...FIFO. A write from this
                                    ;...address goes into XFIFO,
                                    ;...a read comes from RFIFO.
395
        ISTA
                       EQU OCO60H
                                    ; Interrupt status (read)
        MASK
                       EQU OCO60H
                                    ;Interrupt mask (write)
        STAR
                       EQU OCO61H
                                    ;Status register (read)
        CMDR
                       EQU OCO61H
                                    ;Command register (write)
                                    ;Mode register (r/w)
        MODE
                       EQU 0C062H
400
                      EQU OCO63H
                                    ;Timer register (r/w)
        TIMR
                       EOU OCO64H
                                    ;Extended interrupt (read)
;Transmit address 1 (write)
        EXIR
                      EQU OCO64H
        XAD1
        RBCL
                       EQU OCO65H
                                    ; Receive byte count low (read)
                                    ;Transmit address 2 (write)
        XAD2
                       EQU OC065h
```

```
405
       RAH1
                      EQU OCO66H
                                    ;Receive address high 1 (write)
        RSTA
                      EOU OCO67H
                                    ;Receive status reg (read)
        RAH2
                       EOU OCO67H
                                     ;Receive address high 2 (write)
        RAL1
                       EQU OCO68H
                                     ;Receive address low 1 (r/w)
        RHCR
                       EQU OCO69H
                                     ;Receive HDLC control (read)
                       EQU OCO69H
                                     ;Receive address low 2 (write)
410
        RAL2
        XBCL
                       EQU OCO6AH
                                     :Transmit byte count low (write)
                       EQU OCO6BH
                                     ;Baudrate generator reg (write)
        BGR
        CCR2
                       EQU OCO6CH
                                     ;Channel configuration 2 (r/w)
        RBCH
                       EQU OCO6DH
                                     ;Receive byte count high (read)
                       EQU OCO6DH
415
        XBCH
                                     ;Transmit byte count high (write)
                       EOU OCOGEH
                                    ;Version status (read)
;Receive frame length check (write)
        VSTR
                       EQU OCOSEH
        RLCR
        CCR1
                       EQU OCO6FH
                                     ;Channel configuration 1 (r/w)
                       EQU OCO70H
                                     ;Time-slot assignment trans (write)
        TSAX
                       EQU OCO71H
                                    ;Time-slot assignment rec (write)
420
        TSAR
        XCCR
                       EQU 0C072H
                                    ;Transmit channel capacity (write)
        RCCR
                       EQU OCO73H
                                    ;Receive channel capacity (write)
             ----- Assembler Constants -----
425
        ;
                   ---- SCC CMND Reg Commands -----
        RMC
                   EQU 80H
                                ; Rec Mess Complete - indicates data
                                :...has been read following RME int,
                                ;...frees RFIFO space.
430
        RHR
                   EOU 40H
                                ;Reset HDCL Receiver - clears all data
                                ;...from RFIFO and resets sequence number
                                :...counters, N(R) and N(S).
:Transmit Reset - XFIFO is cleared,
                   EQU 01H
        XRES
                                ; ... any mess is aborted and XPR int
435
                                ;...is generated.
        XIF
                    EQU 04H
                                :Transmit I Frame - initiates the trans
                                :...of I frame, address and control field
                                ;...automatically added by SCC. Used when
                                 ;...32 bytes written to XFIFO but mess
440
                                 :...not complete.
        XIF XME
                   EOU 06H
                                ;XIF & Trans Mess End - indicates data in
                                :...XFIFO completes frame. CRC and closing
                                 :...flag automatically added by SCC.
                    EQU 08H
                                 :Transmit Transparent Frame - initiates the
        XTF
                                :...tranmission of Tranparent frame, address ;...and control field must be added by uC. Used
445
                                ;...when 32 bytes written to XFIFO but mess
                                 ....not complete.
        XTF_XME
                   EQU OAH
                                :XTF & Trans Mess End - indicates data in
450
                                ;...XFIFO completes frame. CRC and closing
                                 ...flag automatically added by SCC.
        MSTR ADD EOU 050H
                                ; Address of Master (System Controller PC)
                                :SDLC Control byte for insertion when sending
        SDLC_CTL EOU 003H
455
                                :...transparent frames.
        CTL_WD
                    EQU 30H
                                ;82c54 Control Word for
                                 :...2-byte I/O, Mode=0, hex
        DAC_INIT EQU 0E1H
                                 Power up with optimum DAC (discriminator) setting of 225 dec
460
        BROADCAST EQU OFFH
                                 Reserved Broadcast (Global) ATTN address;
        RD_BAK
                   EQU OCEH
                                ;Readback command to latch
                                :...Status and Count of all :...3 82c54 counters
                                ;Crystal frequency in Mhz. Adjust TOLOAD when changed.
465
        XTAL_MHZ EQU 24
        TMP_DLY
                   EQU 65535-(1000*XTAL_MHZ) ; Timer 0 value for 12mS
                                                  ;...delay for DS1260 Init.
                                                  :...12mS/(12 (osc. periods/count)) * 1000000
:...(osc. periods/S) = 1000
470
                                        Timer 0 reload for 100uS interrupt. (XTAL_MHZx10e6 osc/S / :..12 osc/cnt) * 100x10e-6 = 200 (for XTAL_MHZ = 24).
        TOLOAD
                    EOU 256-200
        ;---- System Controller to PCB Commands -----
475
                                ;Stop counting, latch counts, clear and restart counters, ...read latched counts, load data into XFIFO of SCC
        READ_CNTS EQU 00H
                                ;Reads DS1620 temp sensor and loads value into XFIFO. ;Loads XFIFO with current DAC settings taken from DAC_SAV
        RD TEMP
                   EOU 01H
        RD_DACS
                   EQU 02H
                                :...buffer
480
        CLR_CNTRS EQU 03H
                                 ;Stop, clear and restart all counters without reading them.
                                ;Resets SCC'c Receiver and Transmitter and clears diagnostic
        RES_XNR EQU 04H
                                 :...counters GC_RCV, RL_RCV and NUMERR.
                                ; Increments each of 16 2-byte dummy count regs and loads ;...into XFIFO along with 2 overflow bytes and STATUS.
        TEST_DATA EQU 05H
485
                                 ... Overflow bytes set to OFFH when count regs roll over:
```

```
;Load diagnostic counters, GC_RCV, RL_RCV and NUMERR into XFIFO.
       SND_DEBUG EQU 06H
                            ;This command is rec'd with 16 bytes of data. Loads each DAC
       SET_DACS EQU 07H
                            ....with corresponding value from receive buffer.
       SND STS
                 EQU 08H
                            ;Resets the SCC Receiver and Transmitter and loads STATUS
                            ...into XFIFO. This command is executed internally when any
490
                            ;...transmit or receive error is detected. Can also be sent
                            ;...by Master.
                            ; Reloads CNTR_BUF into XFIFO. CNTR_BUF contains either real
       RESEND
                 EQU 09H
                            ... cnts from last READ_CNTS cmnd or dummy cnts from last
                            ; ... TEST_DATA cmnd.
495
       PKT_SYNC EQU 00AH
       PKT_ASYNC EQU 00BH
       TST_PKT_SYNC EQU 00CH
500
       CSEG
       ORG 0000H
                         ; Vector to initialization code
       LJMP RE_SET
505
       ORG 0003H
       LJMP XINTO_ISR
                         ; Vector to external INTO ISR. Interrupt from SCC.
       ORG COOBH
510
       LUMP TMRO ISR
                         :Vector to TIMERO ISR.
       ORG 0013H
       ; LJMP XINT1_ISR
                         ; Vector to external INT1 ISR. Not used.
515
       ORG 001BH
       LUMP TMR1_ISR
                         : Vector to TIMER1 ISR. Simulated Int to transmit PKT.
       ORG 0023H
       ;LJMP SER_ISR
                         ; Vector to Serial (UART) ISR. Not used.
520
       ORG 0100H
                        ;BANK (1) GPRs
       USING 1
       EXTERNALO ISR
525
       :Handles int req from Siemens SAB 82526. Sets NEW_CMND if a valid command rec'd.
       ;Sets XFIFO_RDY if 82526 is ready for more transmit data. Time to service XPR int
       ; is critical in PKT mode. In PKT mode has second priority to TO, otherwise highest
530
       ;priority.
       XINTO_ISR:
       setb sprp17
       CLR PXO ; this does not appear to work - see pg 18 of Eng NB - ok to remove
          PUSH ACC
                               ; Save Accumulator
535
          PUSH DPL
                                ;Save Data Pointer Low
          PUSH DPH
                               ;Save Data Pointer High
          MOV DPTR. #ISTA
                               ;SCC Int Status reg
          MOVX A, GDPTR
                               ;Read ISTA
540
          JNB ACC.4, CK_RME
                               ;Jump if not XMIT Pool Ready (XPR)
          SETB XFIFO_RDY
                                :Indicates XFIFO ready for more data
          JNB PKT_QUED, EXIT_ISR_XPR
          SETB TF1
          CLR PKT_QUED
       EXIT_ISR_XPR:
545
          POP DPL
          POP
               ACC
       SETB PXO
550
       clr sprp17
       CK_RME:
          PUSH PSW
                               ; Save Processor Status Word
555
          PUSH RO_RB1
          PUSH B
          SETB RSO
                                ;Select BANK(1) GPR's
                               ;Jump if not Rec Message End (RME) or XPR ;Save ISTA for error handling if Rec error found
          JNB ACC.7,CK_RPF MOV RO,A
                                ;SCC Receive Status Register
560
          MOV DPTR, #RSTA
          MOVX A, GDPTR
                                ;Check for OK message
          ANL A, #OFOH
                                ; Mask off low nibble of RSTA
          CJNE A, #0A0H, REC_ERR; VFR and CRC ok bits set if good frame
          MOV DPTR, #RBCL
                                ;SCC Rec Byte Count Low reg
                               ;RAM Storage
565
          MOV RO, #REC_CNT_LO
          MOVX A, SDPTR
                                ;Read count low byte
```

```
MOV GRO, A
                                   ;...and store
           MOV DPTR, #RBCH
                                  ;SCC Rec Byte Count High reg
                                   ;Pt to RAM storage
           INC RO
                                   ;Read count high byte
570
           MOVX A, @DPTR
           MOV GRO, A
                                   ...and store
           CJNE A, #40H, MESS_ERR ; If count HB not 0, too
                                  :...many bytes. NRM bit set ;Max length of valid command
           MOV A. #19
           CLR C
                                   ;Prepare for subb
575
           DEC RO
                                   ;Pt to REC_CNT_LO
           SUBB A, GRO
                                   ; Rec counts HB is 0, from above
           JC MESS_ERR
                                   ;Exit if command too long
           MOV B, GRO
                                   ;Load cntr for bytes rec'd
           MOV DPTR, #FIFO
MOV RO, #HDLC_CNTL
580
                                   ;First address or SCC RFIFO
                                  ;Start of our rec buffer
       RD_RFIFO_LP:
           MOVX A, ODPTR
                                   :Get byte from RFIFO
           MOV GRO, A
                                   ;Load into rec buffer
585
           INC RO
                                   ;Count off bytes read
           DJNZ B, RD_RFIFO_LP
                                   ;Loop till done
           MOV RO, #COMMAND
                                   ;Pt to COMMAND byte of message
           MOV A, #0CH
                                   ;Max value of valid command
           CLR C
                                   ;Prepare for subb
590
           SUBB A, GRO
                                   ; Check COMMAND byte in rec'd mess
                                   ;...and exit if not valid
;Indicates new valid command rec'd
           JC
               MESS_ERR
           SETB NEW CMND
                                   SCC Status reg
           MOV DPTR. #STAR
       CLEAR:
595
           MOVX A, @DPTR
                ACC.2, CLEAR
                                   ;Wait til Command Executing (CEC) is clear
                                   ;SCC Command reg
           MOV DPTR, #CMDR
           MOV A, #RMC
                                   ;Send Rec Message Complete command
           MOVX GDPTR. A
                                   ;...to release space in RFIFO
           CJNE @RO, #PKT_SYNC, CK_TST_SYNC
SETB SYNC_CMND
600
       CK_TST_SYNC:
           CJNE @RO, #TST_PKT_SYNC, NOT_SYNC
           SETB SYNC_CMND
605
       NOT_SYNC:
           SJMP EXIT_ISR
                                   ;Done with message reception. Valid command
                                   ;...rec'd with no errors.
       MESS ERR:
           SETB STS_INVALID
                                   ; Indicate a valid frame rec'd but message was invalid
           SJMP STS_SET
610
       REC_ERR:
                                   ;RSTA in ACC
           JB
               ACC.7,CK_RDO
                                   ;Jump if Valid Frame Ready (VFR)
           SETB STS_OTHER
615
       CK RDO:
           JNB ACC.6,CK_CRC
           SETB STS_RDO_RFO
                                   ; Indicate Receive Data Overflow error
        CK_CRC:
           JB
               ACC.5,CK_RAB
620
            SETB STS_CRC
                                    ;Indicate a checksum error
           SETB STS_OTHER
                                   ;Set Other bit for unexpected ints
       CK_RAB:
                                  ;Jump if Rec Aborted Mes (RAB) not set ;Indicate RAB error
           JNB ACC.4, NO_ABORT
           SETB STS_RAB
625
       NO_ABORT:
           MOV A,RO
                                   ;Restore ISTA to ACC following REC_ERR
        CK_RPF:
           JNB ACC.6,CK_EXIR
                                   ;Jump if not Rec Pool Full (RPF)
           SETB STS_OTHER
                                   ; Set Other bit for unexpected ints
630
       CK EXIR:
           JNB ACC.0,STS_SET MOV DPTR,#EXIR
                                   ; If no other intrpts, finish error handling
                                   ;Extended Int Reg. - check other sources
           MOVX A, ODPTR
                                   ;...of interrupt
           JNB ACC.7, CK_XDU
                                   ; Jump if not XMIT Message Repeat (XMR)
635
           SETB STS_OTHER
       CK_XDU:
           JNB ACC.6,CK_PCE
           SETB STS_XDU
                                   ; Indicate Transmit Data Underrun (XDU)
       CK_PCE:
640
           JNB ACC.5,CK_RFO
                                   :Jump if not Protocol Error (PCE)
           SETB STS_PCE
                                   ; Indicate PCE in Status byte but don't
       CK_RFO:
           JNB ACC.4,STS_SET
           SETB STS_RDO_RFO
                                  ; Indicate Rec Frame Overflow (RFO)
645
       STS_SET:
          MOV COMMAND, #8 ; If error, execute send status command ******* this instr does not work! indirect addressable only
```

```
SETB NEW_CMND
                                 :Indicates new valid command.
       EXIT ISR:
          POP
650
               В
          POP
               RO_RB1
               PSW
          POP
                                 ;Restore PSW
          POP
               DPH
                                 ;Restore DPH
          POP
               DPL
                                 ;Restore DPL
655
          POP ACC
                                 ;Restore ACC
       SETB PX0
       clr sprp17
          RETI
660
       TIMERO ISR
       ;Used as highest priority interrupt in packet mode. Started with PKT_SYNC or ;TST_PKT_SYNC commands to dec software timer (LTCH_CNTR_TMR) and latch counters
       ; when 0. Set up as 8-bit auto-reload to reduce overhead. This mode will work
       for timer resolution of up to about 125 uS. For larger values of TOLOAD 16 bit
       ;timer mode must be used. Min time to sevice is essential for fastest comm rate.;Must be able to interrupt T1 and return before XFIFO is emtied.
       On power-up timer is set to model and used by INIT_DS1260 to provide 12mS delay.
670
       TMRO ISR:
       setb sprp15
          PUSH PSW
                                    ;Save processor status
          SETB RSO
                                    ;Select BANK(1) GPRs
675
          INC R6
          CJNE R6, #OFFH, EXIT_TO_ISR
          CJNE R7, #0FFH, INC_MSB
          SJMP LATCH_CNTRS
       INC MSB:
680
          INC R7
       clr sprp15
          SJMP EXIT_TO_ISR
       LATCH_CNTRS:
                              ; Same as READ_CNTRS subroutine through CALL RESET_CNTRS instr.
       setb sprp16
685
          PUSH ACC
          PUSH CKCON
          PUSH DPL
          PUSH DPH
          ORL
                CKCON, #001H ;Set MDO bit for stretch memory of 1.
690
          VOM
                DPTR, #CTRL02 : Point DPTR at 82c54(0,3)
          VOM
                R2,#6
                              ;Readback all 6 82c54 ICs
          CLR
                GATE
                              ;Disable counting
       LOOP10:
                              ;Readback command to latch Status and Count of all 3
          MOV A, #RD_BAK
695
                              ;...counters of the IC
          MOVX @DPTR, A
                              :Send readback to IC(i)
          MOV A, DPH
                              ; ACC=DPH
                              ;Add offset to next 82c54
          ADD A,#8
               DPH, A
           VOM
                              ;Update DPH
700
           DJNZ R2,LOOP10
           MOV
                DPTR, #CNTR_0 ; Point DPTR at 82c54(0)
           MOV R2,#6
                               ;Preload all 6 82c54 ICs
       ;LOOP09:
           MOV A, #OFFH
            MOVX SDPTR.A
705
                               :Preload CNTR_0 LSB
                               ;Preload CNTR_0 MSB
           MOVX ODPTR, A
            INC DPH
            MOVX ODPTR, A
                               ;Preload CNTR_1 LSB
            MOVX @DPTR, A
                               ;Preload CNTR_1 MSB
710
            INC DPH
            MOVX SDPTR, A
                               ;Preload CNTR_2 LSB
           MOVX @DPTR, A
                               ;Preload CNTR_2 MSB
            MOV
                A, DPH
                               : ACC=DPH
            ADD
                               ;Add offset to next 82c54
                A.#6
                 DPH. A
715
            MOV
                               :Update DPH
            DJNZ R2, LOOP09
           SETB GATE
                              ;Re-enable counting
           DJNZ R5, PKT_NOT_DUN
          MOV R1,#0B9H
720
                CUR_CNTR_LTCH_TM_LB, GR1
          MOV
          TNC
               R1
          VOM
                CUR_CNTR_LTCH_TM_HB, 9R1
       PKT_NOT_DUN:
          MOV R6, CUR_CNTR_LTCH_TM_LB
MOV R7, CUR_CNTR_LTCH_TM_HB
725
          SETB CNTRS_LTCHD
          POP DPH
          POP DPL
```

```
POP CKCON
           POP ACC
730
        clr sprp16
           EXIT_TO_ISR:
           POP PSW
           RETI
735
                               TIMER1 ISR
        ********************
        ;Simulated interrupt. Initiated in EXO when an XPR Int occurs indicating the start
740
       ;of a PKT transmission. Has lowest priority. Loads 32 bytes from buffer @DPTR1 into ;XFIFO then loops until XFIFO_RDY is set. Continues until buffer is empty. Speed is
        ; critical to allow a TO Int to occur (possibly with a latch cntrs requirement) and
        ;not have XFIFO empty.
745
        TMR1_ISR:
        setb sprp17
           PUSH ACC
           PUSH CKCON
           PUSH DPL
750
           PUSH DPH
           PUSH PSW
                                    :Save Processor Status Word
           PUSH P2
           SETB RSO
                                    ;Select BANK(1) GPR's
                 CKCON, #OFEH ; Set to no stretch memory.
           ANL
755
           VOM
                 DPL, PKT_BUF_OUT_LB
           VOM
                 DPH, PKT_BUF_OUT_HB
           MOV
                R4,#32
           VOM
                P2,#0C0H
           MOV
                RO, #040H
           CLR XFIFO_RDY
760
        LOAD_XFIFO:
           MOVX A, GDPTR
           MOVX @RO, A
           INC DPTR
765
           DJNZ R4,LOAD_XFIFO
           MOV RO, #061H
MOV A, #XTF
           MOVX 9RO, A
        WT_FOR_XPR:
770
                XFIFO_RDY, WT_FOR_XPR
           JNB
                XFIFO_RDY
           CLR
           MOV
                RO, #040H
           MOV R4,#32
           DJNZ R3, LOAD_XFIFO
775
        MOV R4,#3
LD_MSG_END:
           MOVX A, 9DPTR
MOVX 9R0, A
            INC DPTR
780
            DJNZ R4, LD_MSG_END
           MOV RO, #061H
           MOV A, #XTF_XME
           MOVX @RO, A
                RO, #NEW_PKT_SIZ
           VOM
785
           MOV
                A, GRO
           CLR
           SUBB A.#2
           MOV
                 SND_PKT_SIZ, A
           POP
                P2
790
           POP
                 PSW
           POP
                 DPH
           POP
                 DPL
           POP
                 CKCON
           POP
                ACC
795
        clr sprp17
           RETI
        USING 0
                                                  ; BANK (0) GPRs
800
        RESET AND ENABLE ALL COUNTERS
        *******************
        ; Disable all 16 counters by clearing GATE, then preload all counters to FFFFH (which also resets
805
        ;the OUT and NULL Status Flags), and lastly re-
        ; enable counters by resetting the GATE. It is ; possible that a counter may accumulate one count ; (but no more than one count) between preloading ; of its MSB and resetting of the GATE. Call with stretch
```

```
810
       ;memory of 1.
       RESET_CNTRS:
          CLR GATE
                              ;Disable counting
          VOM
               DPTR, #CNTR_0
                              ; Point DPTR at 82c54(0)
          MOV R2,#6
                              ;Preload all 6 82c54 ICs
815
       LOOP02:
          MOV A, #0FFH
MOVX @DPTR, A
                              ;Preload CNTR_0 LSB
                              ;Preload CNTR_0 MSB
           MOVX @DPTR, A
           INC DPH
                              ;Preload CMTR_1 LSB
           MOVX @DPTR.A
820
                              ; Preload CNTR_1 MSB
           MOVX @DPTR, A
           INC
               DPH
           MOVX SDPTR, A
                              ;Preload CNTR_2 LSB
           MOVX GDPTR, A
                              ; Preload CNTR_2 MSB
           MOV A, DPH
                              ; ACC=DPH
825
           ADD
               A,#6
                              ;Add offset to next 82c54
                              ;Update DPH
           MOV DPH.A
           DJNZ R2.LOOP02
                              ;Re-enable counting
           SETB GATE
830
          RET
       LATCH ALL COUNTERS AND QUE DATA
835
       Disable all 16 counters by clearing GATE, then
        ;issue the readback command to all 6 82c54s (which
       ; latches the Status and Count). Next, call the ; RESET_CNTRS subroutine to reset and re-enable all
       ;counters and then que the data into the counter;buffer. Also set the corresponding overflow bit
840
        ; of any counters that overflow. <- not yet implemented ******
       READ_CNTRS:
845
           ORL CKCON, #001H ; Set MDO bit for stretch memory of 1.
                              ;...Counters require a stretch of 1 even
                              ;...at 16 MHz to satisfy worst case
                              ... conditions. Even with stretch can't
                              ;...go much above 24 MHz for uC crystal.
                              :...This instruction assumes MD1 and MD2
850
                              ;...are clear.
           MOV
                              ; Point DPTR at 82c54(0,3); Readback all 6 82c54 ICs
               DPTR, #CTRL02
           MOV
                R2.#6
                              :Disable counting
           CLR
                GATE
855
       LOOP03:
           MOV A, #RD_BAK
                              ;Readback command to latch
                              ;...Status and Count of all 3
                              ;...counters of the IC
           MOVX @DPTR, A
                              ; Send readback to IC(i)
860
           MOV A, DPH
                              ; ACC=DPH
           ADD
               A,#8
                              ;Add offset to next 82c54
           MOV DPH, A
                              ;Update DPH
           DJNZ R2,LOOP03
           CALL RESET_CNTRS
                              :Reset and re-enable all 16
865
                              ;...counters
                              ; Init IC counter, cntr (3 counters/IC)
           MOV
               RO. #CNTR_BUF
                              ; Point to counter buffer
           MOV DPTR, #CNTR_0 ; Point DPTR at 1st IC, 1st counter
       LOOP04:
870
           MOVX A, @DPTR
                              ; Read Status of IC(i,j)
           JNB ACC.7,NO_OVF
SETB CTROVF
                              ;Jump if no overflow ;Set the cntr overflow flag
                              ;...of the STATUS byte
       NO_OVF:
           MOV C, ACC. 6
875
                              ; Save NULL bit of Status
           MOVX A, ODPTR
                              ; Read count LSB of IC(i,j)
           MOV B,A
                              ; Save LSB at B
           MOVX A, GDPTR
                              ; Read count MSB of IC(i,j)
           JNC NO_NUL
                              ;Jump if counter has been
880
                               ...triggered at least once
          MOV B,#0
                              ;Clear the count LSB
          CLR A
                              :Clear the count MSB
       NO_NUL:
           VOM
                R5,A
                              ;R5=MSB
885
                              ;Subtract contents of down-
           CLR
                A
           CLR
                              :...counter from 10000H
           SUBB
                              ;LSB of difference
                A.B
           MOV @RO, A
                              ; Save LSB of diff in cntr buf
           INC
               RO
                              :Pointer to data MSB
890
           CLR A
```

```
SUBB A,R5
                            ;MSB of difference
         MOV @RO,A
                            ; Save MSB of diff in cntr buf
          INC RO
                            ;Point to next counter LSB
          INC
               DPH
                             Point to next counter
895
          CJNE RO, #OVRFLWO_7, MORE_CNTRS
          SJMP READ16
                            ;Jump at end of counter buffer.
                            :...2 cntrs not used
       MORE_CNTRS:
          CJNE RO, #ODD_BEGIN, MORE_CNT2 ; When pntr reaches here,
                            ;...indicates we are at last counter of ;...even bank (U14,CNTR2) which is not used. ;Skip unused counter.
900
          INC DPH
          SJMP NXT_IC
                            ;Go To Next IC
       MORE_CNT2:
905
         CJNE R3,#3,L00P04 ;Loop for all 3 counters of
                            ;...each 82c54
       NXT_IC:
                            ;Reset for next IC (3 counters/IC)
         MOV R3,#0
                            ;Mov DPTR to next IC, 1st counter
910
          MOV A, DPH
ADD A, #5
          MOV DPH, A
          SJMP LOOP04
                            ;Get next 3 counters
               CKCON, #0FEH ; Set to no stretch memory.
915
          RET
       SET DACS DIFF
920
       ;Writes values from rec buffer to corresponding DAC. Correct order
       ;determined by Master. Also copies new DAC values to DAC_SAV buffer.
       ;DACs require stretch memory of 1.
925
       SET_DACS_DIFF:
          ORL CKCON, #001H ; Set MDO bit for stretch memory of 1.
                            ;...DACs require a stretch of 1 to
                            ;...satisfy worst case conditions.
;...This instruction assumes MD1 and MD2
930
                             ;...are clear.
                            ;Point DPTR at DAC(0)
          MOV DPTR, #LLD_0
          MOV RO, #DACV
                            ;Point RO to DAC val location
          MOV R1, #DAC_SAV
       LOOP16:
          MOV A, GRO
MOVX GDPTR, A
935
                            ;Move Desired DAC val in R0
                            :Write value to DAC(m)
          MOV
               eR1,A
                            ;Write value to DAC_SAV(m)
                            ; Point DPTR at next DAC
          INC
               DPH
                            ; Next new value to set to
940
                            ;Point to next save spot
          CJNE RO, #DACV+16, LOOP16 ; Loop for 16 DACs
          ANL CKCON, #OFEH ; Set to no stretch memory.
945
       SET ALL DACS
       ; *********************************
       ;Call with desired DAC value in ACC which will
950
       then be written to all 16 DACs. Also copies new DAC values
       ;to DAC_SAV buffer. DACs require stretch memory of 1.
       SET_ALL_DACS:
          ORL CKCON, #001H ; Set MDO bit for stretch memory of 1.
955
                            ;...DACs require a stretch of 1 to
                            :...satisfy worst case conditions.
                            ;...This instruction assumes MD1 and MD2
                            ;...are clear.
          MOV DPTR, #LLD_0
                            ; Point DPTR at DAC(0)
960
          MOV RO, #DAC_SAV
                            ; Point RO at DAC_SAV(0)
       LOOPO6:
          MOVX @DPTR, A
                            ;Write value to DAC(m)
          VOM
               9RO,A
                            ; Write valude to DAC_SAV(m)
                            ; Point DPTR at next DAC
          INC
               DPH
965
          CJNE RO, #DAC_SAV+16, LOOPO6 ; Loop for 16 DACs
          ANL CKCON, #0FEH ; Set to no stretch memory.
970
```

```
READ DAC SETTINGS
       ********************
       ;Loads current DAC settings, which are stored in DAC_SAV buffer,
       ;into XFIFO.
975
       READ_DAC_SETTINGS:
          MOV RO, #DAC_SAV
MOV B, #16
          CALL XMIT_DATA
980
          RET
       985
           Call during powerup reset to configure the DS1620 for continuous sampling
        operation with a CPU and initiate the first temperature conversion. Uses R2 of
       ;the currently selected Register Bank. Uses Timer 0 so it should be undedicated and
990
        ; it's interrupt should be disabled.
        INIT_DS1620:
          SETB SCK
                                     ; Make sure the clock is high
          SETB SEL
                                     ; Chip Select DS1620
          MOV A, #OCH
                                     ; Write CONFIG Command
995
           CALL WRT_8BR
          MOV A,#02H
CALL WRT_8BR
                                     ; CONFIG Byte- (Continuous mode with CPU)
          CLR SEL
                                     ; De-select the DS1620
                                     ; Ensure Timer 0 is off
; Ensure Timer 0 OF flag is reset
               TRO
          CLR
1000
           CLR
               TFO
          VOM
               TLO, #LOW (TMP_DLY)
                                     ; Reload value for a
          MOV THO, #HIGH (TMP_DLY)
                                    ; ...12mS delay
           SETB TRO
                                     ; turn on Timer O, interrupt should be disabled
       WAIT_12mS:
                                     ; Allow time for DS1620 EEPROM write cycle
1005
          JNB TF0, WAIT_12mS
                                     ; Jump til Timer O overflows
          CLR TRO
                                     ; Leave with Timer 0 off
--- Start 1st Temp Conversion
          SETB SEL
                                     ; Chip Select DS1620
                                     ; Start Convert T Command (initiate first Temp. ; ...conversion - data ready in 1 s)
          MOV A, #0EEH
1010
           CALL WRT_8BR
           CLR SEL
                                     ; De-select the DS1620
          RET
            **************** READ DS1620 TEMPERATURE *******************
           Read DS1620 and return the Centigrade temperature in TEMP_MSB, TEMP_LSB,
1015
       ;with 0.5 oC resolution and in two's complement format. That is, a return ;value of FF92H = -55 oC and a return value of OOFAH = +125 oC. The DS1620
        returns a 9 bit 2's complement # in the range of -55 oC to +125 oC, which is
        converted to a full 2 byte 2's comlement number.
1020
       READ TEMP:
                                     ; Make sure the clock is high ; Chip Select DS1620
          SETB SCK
          SETB SEL
          MOV A, #0AAH
                                     ; Read TEMP Command
          CALL WRT_8BR
1025
           SETB DIO
                                     ; Make sure DIO is Hi-Z input
          MOV R2,#8
       LOOP004:
          CLR SCK
                                     ; Clock data from DS1620 onto DIO
          MOV
               C,DIO
                                     ; Pickup data-bit from DIO
; Rotate data-bit into ACC
1030
          RRC A
          SETB SCK
                                     ; Set serial clock high
           DJNZ R2,LOOP004
                                     ; Loop for 8 LSb's
          CLR SCK
                                     ; Clock 9th bit from DS1620 onto DIO
          MOV C,DIO
                                      ; Pickup data-bit from DIO
1035
          SETB SCK
                                     ; Set serial clock high
          CLR SEL
                                     : De-select the DS1620
          VOM
                TEMP_LSB, A
          VOM
                TEMP_MSB, #00
                                     : Assume temp >= 0
               MSB_DONE
          JNC
1040
          MOV
               TEMP_MSB, #OFFH
                                     ; Create full 2 byte, 2's complement #
       MSB_DONE:
          RET
                ************ 8-BIT DS1620 WRITE ROUTINE ***********
       ; Call with data byte in ACC. Each ACC-bit is written (LSb first) onto DIO ;and followed by a 0/1 transition of SCK. Original data is trashed. Uses R2 of
        the currently selected Register Bank.
       WRT_8BR:
          MOV R2,#8
       LOOP002:
1050
          CLR SCK
                                     ; Set serial clock low
          RRC A
                                     ; Shift next LSb into CARRY
```

```
MOV DIO,C
                                      ; Move data onto DIO
          SETB SCK
                                      ; Clock data into serial device
1055
          DJNZ R2,LOOP002
                                      ; Write all 8 bits of ACC
          RET
       ; Load data into XFIFO of SCC and execute Transmit Transparent Frame command.
1060
       ;Call with RO pointing to first byte of data and B containing number of ;bytes to transmit, excluding STATUS which will always be loaded as first
       ; byte of every message. If XFIFO is not clear, it will be reset prior to
       ;loading data. Therefore any existing data that has not been retrieved by
       ; Master will be lost. If more than 32 bytes are to be sent, program
        execution will loop in this routine until transimission has been initiated
       ; by the Master, allowing remaining bytes to be loaded. The Address and Control; fields of the SDLC message format are written to XFIFO as required when trans-
        :mitting transparent frames. Uses R1.
       XMIT_DATA:
JB XFIFO_RDY,LOAD_DATA
MOV DPTR,#CMDR
1070
                                        ;Skip reset FIFO if XFIFO ready
                                        ;SCC Command reg (w), Status reg (r)
       FINISH_CMND:
          MOVX A, GDPTR
1075
           JΒ
              ACC.2, FINISH_CMND
                                        ;Check CEC bit and jump if a cmnd executing
                                        ;Be sure XPR from XRES does not trigger T1 Int
          CLR PKT_QUED
          MOV A, #XRES
MOVX @DPTR.A
                                        ;Load reset XFIFO command
       WT_FOR_INT: ;Wait for Trans Pool :
JNB XFIFO_RDY,WT_FOR_INT ;...after XFIFO reset
                                        ; Wait for Trans Pool Ready INT
1080
        LOAD_DATA:
          CLR XFIFO_RDY
                                        ;Indicate XFIFO not ready during trans
          VOM
               A, #MSTR_ADD
                                        :Masters address must be inserted for transparent
          MOV DPTR, #FIFO
                                        ;...frame.
          MOVX @DPTR,A
MOV A,#SDLC_CTL
MOVX @DPTR,A
1085
                                        :Load into XFIFO
                                        ;SDLC Control byte must be inserted for transparent
                                        :....frame.
           MOV A, STATUS
                                        ;STATUS is 1st byte of every trans
          MOVX @DPTR, A
           MOV STATUS, #0
1090
                                        ;Current status sent, so clear
           MOV A, B
                                        ;Load send count into ACC
           CLR C
                                        ;Prepare for subtraction
           SUBB A,#29
                                        ;Check if send count > 29
          MOV R1,#0
                                        :Assume its not & clear 2nd block counter
                                        ; If not > 29 then jump to send "B" bytes
; If > 29 then 1st block = 29 plus Adrs, Cntrl & STATUS
1095
           JC
                LOOP_B
           VOM
          MOV RI, A
                                        ;Load 2nd block counter with remainder
        LOOP_B:
          MOV A. GRO
                                        ;RO initialized to first byte to send
           MOVX SDPTR, A
                                        ;Load byte in XFIFO ;Pt to next byte
1100
           INC RO
                                        ;Load 'B' bytes
           DJNZ B, LOOP_B
          JC MSG_END
MOV DPTR,#STAR
                                        ; If C set from SUBB, then entire message loaded
                                        ;SCC Status reg
1105
       FINISH_CMND1:
          MOVX A, GDPTR
                ACC.2,FINISH_CMND1
           JB
                                        ; Check CEC bit and jump if a cmnd executing
          MOV DPTR, #CMDR
                                        ;Send Transmit Transparent Frame command
                                        ;...to SCC to send 32 byte
           VOM
                A. #XTF
          MOVX EDPTR, A
1110
                                        ;...block.
        WT_FOR_INT1:
           JNB XFIFO_RDY, WT_FOR_INT1 ; Wait for Trans Pool Ready INT
           CLR XFIFO_RDY
                                        :Indicate XFIFO not ready during transmission
           MOV DPTR, #FIFO
                                        ;Pt to XFIFO
       FINISH_DATA:
1115
          MOV A, 9RO
MOVX 9DPTR, A
                                        ;Load data byte
                                        :...into XFIFO
           INC RO
                                        :Pt to next byte
           DJNZ R1, FINISH_DATA
                                        ;Send remainder of message
           MOV DPTR, STAR
1120
                                        ;SCC Status reg
        FINISH_CMND2:
          MOVX A, ODPTR
           JB ACC.2, FINISH_CMND2
                                        ; Check CEC bit and jump if a cmnd executing
        MSG END:
          MOV DPTR, #CMDR
MOV A, #XTF_XME
1125
                                        :Send XTF and Trans Message End
                                        ;...command to SCC to finish
          MOVX SDPTR, A
                                        ;...Transparent frame.
        RET
1130
        QUE PKT FOR XMISSION AND RESET PKT BUFFER
```

```
;Initiate transmission of current cntr buffer (PKT) and set up the next buffer for
        ; new data. Get here after CNTR_RDS has been dec'd to 0 in TO Int.
1135
        OUE_PKT:
           MOV P2,#0C0H
           JNB
                PKT_QUED, OLD_PKT_XMITTD
               RO, #061H
                                          :SCC Command reg (w), Status reg (r)
                                          ;Load reset XFIFO command
1140
           MOV
               A, #XRES
           CLR PKT_QUED
           MOVX GRO, A
                                          :Master must handle aborted frame
                                          ;Indicates last PKT never sent or aborted - there is ;...a slight chance this bit is set in error if POLL from
           SETB RES_PKT
                                          :... Master comes after JNB PKT_QUED and before or during
1145
                                          ...MOV A, #XRES.
        OLD_PKT_XMITTD:
           MOV RO, #NEW_PKT_SIZ
                                        ;Pt to PKT size in rec'd message
           VOM
                CNTR_RDS, @RO
                                        ;Set up PKT cntr for current PKT
1150
           JNB
                PKT_BUF, LD_BUF1
                PKT_BUF_IN_LB, #LOW(PKT_BUF0)
           MOV
                PKT_BUF_IN_HB, #HIGH(PKT_BUF0)
           MOV
                SET_OUTBUF
           JMP
        LD_BUF1:
1155
           MOV PKT_BUF_IN_LB, #LOW(PKT_BUF1)
           MOV PKT_BUF_IN_HB, #HIGH (PKT_BUF1)
        SET_OUTBUF:
           CPL PKT_BUF
                PKT_BUF.SND_BUF1
           AMT.
                DPL, #LOW(PKT_BUFO)
1160
           MOV
                DPH, #HIGH (PKT_BUFO)
           MOV
           JMP
                PKT_QUE
        SND_BUF1:
           MOV DPL, #LOW(PKT_BUF1)
1165
           MOV
                DPH, #HIGH (PKT_BUF1)
        PKT_QUE:
                                          ;Skip reset FIFO if XFIFO ready
           JB
                XFIFO_RDY,LOAD_PKT
           MOV RO, #061H
MOV A, #XRES
                                          ;SCC Command reg (w), Status reg (r) ;Load reset XFIFO command
           MOVX GRO, A
1170
        WT_FOR_INT3:
                                          ;Wait for Trans Pool Ready INT
           JNB XFIFO_RDY,WT_FOR_INT3 :...after XFIFO reset
        LOAD_PKT:
           CLR XFIFO_RDY
                                          ; Indicate XFIFO not ready during trans
                                          ; Masters address must be inserted for transparent
1175
           VOM
                A, #MSTR_ADD
           MOV RO, #040H
                                          ;...frame.
           MOVX GRO, A
                                          ;Load into XFIFO
           MOV A, #SDLC_CTL
                                          ;SDLC Control byte must be inserted for transparent
           MOVX GRO, A
                                          ; .... frame.
1180
           MOV A, STATUS
                                          ;STATUS is 1st byte of every trans
           MOVX GRO, A
           MOV
                STATUS, #0
                                          ;Current status sent, so clear
           MOV B, #29
        LOOP_B1:
           MOVX A, @DPTR
1185
           MOVX @RO,A
           INC DPTR
           DJNZ B, LOOP_B1
                                          ;Load 'B' bytes
           MOV RO, #061H
                                          ;SCC Command reg (w), Status reg (r)
1190
           MOV A, #XTF
           MOVX GRO, A
        WT_FOR_INT4:
                                          ; Wait for Trans Pool Ready INT
           JNB XFIFO_RDY, WT_FOR_INT4 ; ... after XFIFO reset
           CLR XFIFO_RDY
MOV RO,#040H
1195
           MOV
                B,#32
        LOOP_B2:
           MOVX A, ODPTR
           MOVX GRO, A
1200
           INC DPTR
           DJNZ B, LOOP_B2
MOV RO, #061H
                                          ;Load 'B' bytes
                                          ;SCC Command reg (w), Status reg (r)
                A, #XTP
           MOV
                PKT_BUF_OUT_LB, DPL
1205
               PKT_BUF_OUT_HB, DPH
           MOV
           SETB PKT_QUED
                                          ; Must be here in case XPR occurs due to master poll
                                          ;This XTF should not cause an XPR int because both XFIFOs are ;...now full. If an XPR occurs immediatly then a poll from master ;...must have occurred after first XTF above. Since PKT_QUED and
           MOVX GRO.A
1210
                                          :...PKT_BUF_OUT already handled then vector to T1 int is ok.
                                          ... Normally after returning from QUE_PKT, MAIN loop and TO int run
        ong
                                          ;...until master polls and XPR (w/PKT_QUED set) causes T1 int to tr
                                          ;...entire PKT.
```

```
RET
1215
      READ CNTR LATCHES TO PKT BUFFER
       1220
       ;Read the latched cntrs into PKT_BUF_IN
       RD_CNTRS_PKT:
         MOV DPL, PKT_BUF_IN_LB
MOV DPH, PKT_BUF_IN_HB
          VOM
              P2, #HIGH(CNTR_0)
              RO, #LOW(CNTR_O)
1225
          VOM
                                 ;Point RO/P2 at 1st IC, 1st counter
          VOM
              R1, #CNTR_BUF
                                 ; Point to storage of last count data
                           ;Init IC counter, cntr (3 counters/IC)
          VOM
              R3,#0
          ORL CKCON, #001H ; Set MDO bit for stretch memory of 1.
      LOOP01:
              SYNC_CMND, READALL
1230
          JB.
         MOVX A, GRO
MOVX A, GRO
                            ;Read Status of IC(i,j)
                            ;Read count LSB of IC(i,j)
         XCH A, @R1
CLR C
1235
         SUBB A, GRI
          INC R1
                            ;Save LSB of diff in cntr buf
          MOVX @DPTR, A
          INC DPTR
         MOVX A, GRO
                            ;Read count MSB of IC(i,j)
         XCH A, GR1
SUBB A, GR1
1240
          INC R1
          MOVX @DPTR, A
                            ;Save LSB of diff in cntr buf
          INC DPTR
                            ; Pointer to data MSB
1245
          INC P2
                            ;Point to next counter
          MOV A, P2
          CJNE A, #HIGH(CNTR_11), MORE_CNTRS1
                            ;Jump at end of counter buffer. ;...2 cntrs not used
          SJMP READALL
1250
      MORE_CNTRS1:
          CJNE A, #HIGH(CNTR_8), MORE_CNTRS2 ; When pntr reaches here,
                            ;...indicates we are at last counter of
                            ;...even bank (U14,CNTR2) which is not used.
         INC P2
SJMP NXT_IC1
                            ;Skip unused counter.
;Go To Next IC
1255
       MORE_CNTRS2:
          CUNE R3, #3, LOOP01 ; Loop for all 3 counters of
                            ;...each 82c54
1260
      NXT_IC1:
         MOV R3,#0
MOV A,P2
                            ;Reset for next IC (3 counters/IC);Mov P2 to next IC, 1st counter
         ADD A,#5
MOV P2,A
1265
          SJMP LOOP01
                            ;Get next 3 counters
       READALL:
         ANL CKCON, #0FEH ; Set to no stretch memory.
          MOV PKT_BUF_IN_LB, DPL
              PKT_BUF_IN_HB, DPH
         MOV
1270
      RET
                           INC TST DATA AND READ TO PKT BUFFER
       1275
       TDATA_READ:
MOV RO, #DUMYO_LSB
INC_DATA_LP1:
                                         ;Pt to LB of 1st test data
          INC GRO
                                         :Increment test data
          CJNE 9R0, #0, NO_ROLL_OVR1
1280
                                         ;Jump unless byte rolled over
          INC RO
                                         ; If LB rolled, pt to HB
                                         ...and increment
          SJMP NEXT_LB1
      NO_ROLL_OVR1:
1285
         INC RO
                                         ;Pt to data word HB
       NEXT_LB1:
          INC RO
                                         ;Pt to next data word LB
          CJNE RO, #DUMYOFO_7, INC_DATA_LP1 ; Jmp if not at end
          MOV RO, #DUMYO_LSB
                                         ;Pt to LB of 1st test data word
1290
          MOV DPL, PKT_BUF_IN_LB
         MOV DPH, PKT_BUF_IN_HB
      LD_TST_DTA:
         MOV A, 9RO
MOVX 9DPTR, A
```

```
1295
          INC RO
          INC DPTR
          CJNE RO, *DUMYOFO_7, LD_TST_DTA ; Jmp if not at end MOV PKT_BUF_IN_LB, DPL MOV PKT_BUF_IN_HB, DPH
       RET
1300
                                    ******
                                      END PACKET MODE
       *****
                                    *********
1305
       STOP_PKT:
          CLR TRO
CLR PKT_IN_PROG
          CLR CNTRS_LTCHD
               PKT_QUED
1310
          RET
       INITIALIZATION ROUTINES
       ;#
1315
       One-Time Initialization Routines.
       RE_SET:
          VOM
               PMR, #01000101B
                                  ;IC=XTAL/4, ALE disabled for onboard
                                  ;...data access, use 1% of onboard XRAM
1320
          MOV
                IE, #00001011B
                                  ; Enable External INT O, Timer O and Timer 1 (EA cleared).
          MOV
                IP,#00000011B
                                  ;EXO and TO have high PRIORITY
                                  ;Hold 82526 in reset condition
          MOV
               P1.#00011101B
                                  :GATE=0
          MOV
                                  ;Set other port pins high
                P3.#11111111B
                                  ;...to recreate powerup
1325
          MOV
                P2,#11111111B
                PO, #11111111B
                                  ;...configuration
          MOV
                WDCON, #10000000B ; SMOD1=1 for dbl Baud rate.
                                                                  Not used
          MOV
                                  ...with UART1
          MOV
                TCON. #00000000B
                                  ;Level triggered IRQs if
                                  ...enabled. Also stops
...both timers and clears
1330
                                  :...both IRQ edge flags
                                 ;TMRO is 16-bit general purpose and TMR1 is Mode O. TMRO will
               TMOD, #00000001B
                                  :...be set during PKT SYNC command. TMR1 does not matter since it
          ;...is used as a simulated Int, initiated in EXO.

MOV CKCON, #00000000B; Watchdog Timer = 2^17 clocks, TMO,1,2
1335
                                  :...use 12 clocks, no stretch memory :Initialize Stack Pointer to STACK-1 since SP
          MOV SP. #STACK-1
                                  ; is inc'd before use.
1340
       ;----- Clear 87C520 Scratchpad RAM ------
          MOV RO, #OFFH
                                  ; Point to end of scratchpad RAM
       LOOP07:
          MOV @R0,#0
                                  ;Initialize 87C520 RAM to 0
1345
          DJNZ RO.LOOP07
                                  ;Take 82526 out of Reset state (1.8uS min)
          CLR RESET 526
1350
       ;----- Read PC Board Address -----
                                  ;Set MDO bit for stretch memory of 1. Appears to be marginal ;...timing at full speed as LB of DIP_SW must be FF to avoid
          ORL CKCON, #001H
                                  :...bus contention.
          MOV DPTR, #DIP_SW
                                  :Point DPTR at DIP Switch
          MOVX A, SDPTR
1355
                                  ;Read DIP Switch
                                  ;Save DIP Switch setting
          MOV BD_ADR, A
          ANL
               CKCON, #OFEH
                                  ;Set to no stretch memory.
             ----- Initialize Temp Sensor ------
                                 ;Set up sensor and begin conversions. Returns with TO disabled, ;...TFO clr.
          LCALL INIT_DS1620
1360
                                  ;TO set for 8 bit, auto-reload for use with PKT mode
          MOV
                 TMOD, #02H
                -- Initialize DACs to Mid-Range -----
                A, #DAC_INIT
          VOM
                                  ;Mid-range setting
1365
          CALL SET_ALL_DACS
          ----- Configure 82c54 Event Counters -----
                                  ;Set MDO bit for stretch memory of 1. Counters require ;...a stretch of 1 even at 16 MHz to satisfy worst case
          ORL CKCON, #001H
                                  ;...conditions. Even with stretch can't go much above
1370
                                  ;...24 MHz for uC crystal. This instruction assumes MD1
                                  :...and MD2 are clear.
                                  ; Point DPTR at 0th 82c54
          MOV DPTR, #CTRL02
          MOV R0,#6
                                  ;Configure 6 82c54 ICs
       LOOP08:
1375
                                  ;Ctrl Word for counter-0
          MOV A. #CTL_WD
```

```
;...(2-byte, Mode=0, hex)
          MOVX GDPTR, A
                                   ;Write CW for counter-0
          ADD A. #40H
                                   :Offset to next cntr CW
          MOVX GDPTR, A
                                   ;Write CW for counter-1
1380
          ADD A,#40H
                                   ;Offset to next cntr CW
          MOVX GDPTR, A
                                   ;Write CW for counter-2
                                   ; ACC=DPH
          VOM
               A, DPH
          ADD
               A,#8
                                   ;Add offset to next 82c54
          MOV
               DPH, A
                                   ;Update DPH
1385
          DJNZ RO.LOOPO8
          ANL
               CKCON, #OFEH
                                   ; Set to no stretch memory.
                ---- Initialize SAB82526 SCC ------
          MOV DPTR, #CCR1
                                   ;Channel Config Reg -
                A, #91H
1390
          VOM
                                   ; Power Up, Bus Configuration
          MOVX GDPTR, A
                                   ;...Clock Mode 1
          MOV DPTR, #MODE
                                   ; Mode Reg. Auto, 8 bit address
          MOV
                A,#08H
                                   ;...external timer, RTS auto
          MOVX @DPTR, A
                                   :...control, timer res. k=32.768
:Timer Reg. CNT(retries)=1
1395
          MOV DPTR. #TIMR
          MOV
                                   ; ... VALUE=63: t=k*(VALUE+1)*TCP
                A, #3FH
          MOVX SDPTR, A
                                   ;...t=timeout, TCP=clock period
               DPTR, #XAD1
                                   ;Transmit Address 1
          MOV A, #MSTR_ADD
                                   ; Masters address
1400
          MOVX GDPTR, A
                                   ;Transmit Address 2
          MOV DPTR, #XAD2
          MOV
               A. #MSTR ADD
                                   ; Masters address
          MOVX GDPTR.A
          MOV DPTR, #RAL1
                                   :Receive Address Low 1
1405
          MOV
                A, BD_ADR
                                   ; Board Address as determined by
          MOVX @DPTR, A
                                   ;...switch
               DPTR, #RAL2
                                   ; Receive Address Low 2
          VOM
          VOM
                A, #BROADCAST
                                   ;Used for broadcast address in NRM
          MOVX &DPTR, A
1410
          MOV DPTR, #RAH1
                                   ;Receive Address High 1
          MOV
               A.#0
                                   ;0 for single byte address
           MOVX GDPTR, A
          VOM
               DPTR, #RAH2
                                   ; Receive Address High 2
           MOV
                                   ;0 for single byte address,
1415
           MOVX GDPTR, A
                                   ...modulo 8
          MOV DPTR, #XBCH
                                   :Transmit Byte Count High
          MOV
                A. #40H
                                   ; Interrupt mode, NRM
          MOVX SDPTR.A
          VOM
               DPTR, #RLCR
                                   ;Receive Length Check sets max
1420
          MOV
                                   ;...receive length, after which
                A,#0
           MOVX GDPTR, A
                                   :...reception is suspended-disabled
           MOV DPTR, #MASK
                                   ;MASK Interrupt disable register
          MOV
                A, #2EH
                                   ;...ICA & EXA channel A interrupts
                                   ;...disabled, RSC, TIN disbld
;Channel Control Register 2 RTS
          MOVX SDPTR.A
          MOV DPTR, #CCR2
1425
                                   ;...active during trans, TxCLK is...;...input, CTS disabled, RFS int disbld
          MOV
                A, #00H
          MOVX GDPTR, A
          VOM
               DPTR, #CMDR
                                   ;Command Register
                A, #00H
           MOV
                                   ; clear commands
1430
          MOVX @DPTR, A
          MOV DPTR, #XBCL MOVX &DPTR.A
                                   ;Transmit Byte Count DMA only
                                   ;clear reg
          MOV DPTR, #BGR
                                   ; Baudrate Generator
                                                          not used
          MOVX SDPTR, A
                                   ;clear reg
1435
          MOV DPTR, #TSAX
                                   :Time-Slot Assignment clk 5 only
           MOVX SDPTR, A
                                   ;clear reg
          MOV DPTR, #TSAR
                                   ;Time-Slot Assitnment clk 5 only
                                   clear reg;
           MOVX @DPTR, A
          MOV DPTR, #XCCR
                                   :Transmit Channel Capacity clk 5 only
          MOVX GDPTR, A
MOV DPTR, FRCCR
1440
                                   ;clear reg . ;Receive Channel Capacity clk 5 only
          MOVX SDPTR, A
                                   ;clear reg
       ;*-*-*-*-*-* Enable 87C51 IRQs *-*-*-*-*-*
1445
          SETB EA
                                   ;Global IRQ enable
       ;*-*-*-*-*-* Power Up 82526 *-*-*-*-*-*-*
          MOV DPTR, #STAR
                                   ;SCC Status/Command reg
       CLEARO:
1450
          MOVX A, GDPTR
           JΒ
               ACC.2, CLEARO
                                   ;Wait til Command Executing (CEC) is clear
          MOV DPTR, #CMDR
                                   ;SCC Command reg
          MOV A, #XRES
MOVX @DPTR.A
                                   ;reset XFIFO
1455
       WT_FOR_INT2:
                                   ;Wait for Trans Pool Ready INT
```

JNB XFIFO_RDY,WT_FOR_INT2 ;...after XFIFO reset

```
1460
      MAIN:
          JВ
               NEW_CMND, DO_CMND
                                      ; Jmp to execute command if pending
          JNB CMTRS_LTCHD, MAIN
                                      ;Loop until a new command or counters latched (PKT mode)
           CLR CNTRS_LTCHD
1465
           JNB DATA_TYPE,LD_TST_CNTS ;DATA_TYPE set indicates real data (PKT mode)
                                     ; Read cntrs into current PKT_BUF_IN
           CALL RD_CNTRS_PKT
           SJMP CNTRS_READ
       LD_TST_CNTS:
           CALL TDATA_READ
                                      ; Inc test data and read into CNTR_BUF_IN
1470
       CNTRS_READ:
               SYNC_CMND, MAIN
                                      ; Poll for PKT_SYNC or TST_PKT_SYNC cmnds
           JΒ
          MOV A, CNTR_RDS
                                      ;Load current PKT cntr
          JNZ MAIN
                                      ;Jmp if current PKT still in progress
          CALL QUE_PKT
                                      ; Que filled cntr buffer for xmission, point PKT_BUF_IN to
1475
                                      ;...to other buffer
           SJMP MAIN
                                      ; Wait for new cmnd or new cntr data latched
       DO_CMND:
          MOV RO,#COMMAND
MOV A, 8RO
                                   ;Point to COMMAND byte of rec'd mess
1480
                                   ;Get new command from rec buffer
           CJNE A, #PKT_SYNC, CHK_TPKT_SYNC
          CLR TRO
MOV TLO, #TOLOAD
                                    ;Count for 100uS Int
1485
           MOV THO, #TOLOAD
                                    ;Reload for TLO
           SETB TRO
           CLR NEW CMND
           ORL CKCON, #001H ;Set MD0 bit for stretch memory of 1. CALL RESET_CNTRS
1490
                CKCON, #0FEH ; Set to no stretch memory.
           VOM
                RO,#0B9H
           MOV
                CUR_CNTR_LTCH_TM_LB, 9R0
           INC
                RO
                CUR_CNTR_LTCH_TM_HB, GRO
LTCH_CNTR_TMR_LB, CUR_CNTR_LTCH_TM_LB
           MOV
1495
                LTCH_CNTR_TMR_HB, CUR_CNTR_LTCH_TM_HB
           VOM
           VOM
                RO, #CNTR_BUF
       MOV A, #0FFH
INIT_LST_CNT_BUF:
           MOV ERO, A
INC RO
1500
           CJNE RO. #OVRFLWO_7, INIT_LST_CNT_BUF
           MOV RO, #NEW_PKT_SIZ
                                     ;Pt to PKT size in rec'd message
          MOV
                CNTR_RDS, @RO
                                      ;Set up PKT cntr for current PKT
1505
           VOM
                A. GRO
           CLR
           SUBB A,#2
           MOV SND_PKT_SIZ, A
           CLR
                PKT_BUF
                PKT_BUF_IN_LB, #LOW(PKT_BUF0)
PKT_BUF_IN_HB, #HIGH(PKT_BUF0)
1510
           VOM
           MOV
           SETB DATA TYPE
           SETB PKT_IN_PROG
           CLR CNTRS_LTCHD
1515
           CLR SYNC_CMND
           CLR NEW_CMND
           SJMP MATN
       CHK_TPKT_SYNC:
1520
           CJNE A. #TST_PKT_SYNC, CHK_PKT_ASYNC
           CLR TRO
MOV TLO, #TOLOAD
                                    ;Count for 100uS Int
           VOM
                THO, #TOLOAD
                                    :Reload for TLD
           SETB TRO
1525
           MOV RO. #DUMYO_LSB
                                             ;Pt to LB of 1st test data
       CLR_TST_DATA:
          MOV 9R0,#0
INC RO
           CJNE RO, #DUMYOFO_7, CLR_TST_DATA
1530
          MOV RO,#0B9H
MOV CUR_CNTR_LTCH_TM_LB,@RO
           INC
           MOV
                CUR_CNTR_LTCH_TM_HB, GRO
                LTCH_CNTR_TMR_LB,CUR_CNTR_LTCH_TM_LB
           VOM
1535
          MOV
                LTCH_CNTR_TMR_HB, CUR_CNTR_LTCH_TM_HB
          MOV
                RO, #NEW_PKT_SIZ
                                    ;Pt to PKT size in rec'd message
          MOV
                                     ; Set up PKT cntr for current PKT
                CNTR_RDS, @RO
```

```
MOV A, GRO
            CLR C
1540
            SUBB A.#2
                 SND_PKT_SIZ, A
            VOM
            CLR
                 PKT_BUF
                 PKT_BUF_IN_LB, #LOW(PKT_BUF0)
            VOM
                 PKT_BUF_IN_HB, #HIGH(PKT_BUFO)
1545
            CLR
                 DATA_TYPE
            SETB PKT_IN_PROG
                 CNTRS_LTCHD
SYNC_CMND
            CLR
            CLR
            CLR
                 NEW_CMND
1550
            JMP MAIN
        CHK_PKT_ASYNC:
            CJNE A, #PKT_ASYNC, CHK_READ_CNTS
           CLR NEW_CMND
JMP MAIN
1555
        CHK_READ_CNTS:
            CJNE A, #READ_CNTS, CHK_RESEND
        :READ CNTS is the primary command that will be used under normal operating
1560
        ; conditions. It will be sent as a global command to all boards. Stop
        ; counting, latch count, clear and restart counters, read counter latch and ; load data into XFIFO.
        CLR NEW_CMND ;Processing command ;The following code up to NO_ROLL_OVR4 label is for diagnostics only. The Get
1565
        ;Counts Rec'd counter is transmitted to Master after reciept of SND_DEBUG cmnd.
           MOV R0, #GC_RCV_LSB
INC @R0
                                                ;Pt to LSB of # Get Counts Received
                                                ;Increment # Get Counts Received
;Jump Unless Byte Rolled over
;If LB rolled, pt to next byte
;...and increment
            CJNE @RO, #0, NO_ROLL_OVR4
            INC RO
1570
            CJNE @RO, #0, NO_ROLL_OVR4
                                                ;Jump Unless Byte rolled over
            INC RO
                                                ;Pt to next byte
            INC GRO
                                                ; ... and increment
           CJNE @RO,#0,NO_ROLL_OVR4
MOV @RO,#0FFH
                                                ;Jump Unless High byte rolled over
;Set All #Get Counts bytes to FF
1575
            DEC
                 RO
            VOM
                 @RO, #OFFH
            DEC
                 RO
            MOV @RO. #OFFH
1580
        NO ROLL OVR4:
            CALL READ CNTRS
            MOV RO, #CNTR_BUF
                                                ;Pt to 1st byte in counter buffer
            MOV B,#34
                                                :Number of bytes to XMIT, excluding STATUS
           CALL XMIT_DATA
                                                ;Trans B bytes begining at RO
           JNB PKT_IN_PROG, NO_PKT CALL STOP_PKT
1585
        NO_PKT:
           JMP MAIN
1590
        CHK RESEND:
           CJNE A. #RESEND.CHK TEST DATA
        RESEND reloads the XFIFO with the last counter data which is stored in RAM
        ;at CNTR_BUF. The counters are not latched, reset or read.
1595
           CLR NEW_CMND
                                                ;Processing command
        ;The following code up to NO_ROLL_OVR2 label is for diagnostics only. The Reloads
        ;Rec'd counter is transmitted to Master after reciept of SND_DEBUG cmnd.
                                                ;Pt to LSB of # Reloads Received
;Increment # Reloads Received
;Jump Unless Byte Rolled over
           MOV RO, #RL_RCV_LSB
            INC
                 GRO
1600
           CJNE @RO, #0, NO_ROLL_OVR2
            INC RO
                                                ; If LB rolled, pt to Hb
            INC GRO
                                                ;...and increment
            CJNE @R0, #0, NO_ROLL_OVR2
                                                ;Jump Unless HB rolled over
                 @RO, #OFFH
RO, #RL_RCV_LSB
            MOV
                                                ;Set Both #reload bytes to FF
1605
           VOM
                 GRO, #OFFH
           MOV
        NO_ROLL_OVR2:
           VOM
                 RO, #CNTR_BUF
                                                ;Pt to 1st byte in counter buffer
           MOV B,#34
                                                Number of bytes to XMIT, excluding STATUS
1610
           CALL XMIT_DATA
                                                Trans B bytes begining at RO
           JNB PKT_IN_PROG, NO_PKT0
           CALL STOP_PKT
        NO_PKTO:
           JMP MAIN
1615
        CHK_TEST_DATA:
            CJNE A, TEST_DATA, CHK_SND_STS
```

```
;TEST DATA Command increments each of 16 2-byte dummy count regs
1620
        ; and sets 2 overflow bytes to OFFH on rollover. These 34 bytes plus
        ;STATUS are then loaded into XFIFO and transmitted.
        CLR NEW_CMMD ;Processing command; The following code up to NO_ROLL_OVR5 label is for diagnostics only. The Get; Counts Rec'd counter is transmitted to Master after reciept of SND_DEBUG cmnd.
1625
                                               ;Pt to LSB of # Get Counts Received
           MOV RO, #GC_RCV_LSB
           INC GRO
                                               ;Increment # Get Counts Received
           CJNE GRO, #0, NO_ROLL_OVR5
                                               ;Jump Unless Byte Rolled over
           INC RO
                                               ; If LB rolled, pt to next byte
           INC GRO
                                               ;...and increment
                                               ;Jump Unless Byte rolled over
1630
           CJNE GRO, #0, NO_ROLL_OVR5
           INC RO
INC GRO
                                               :Pt to next byte
                                               ; ... and increment
           CJNE @RO, #0, NO_ROLL_OVR5
                                               ;Jump Unless High byte rolled over
           MOV GRO, #OFFH
                                               ; Set All #Get Counts bytes to FF
1635
           DEC
                 RO
           MOV
                 GRO, WOFFH
           DEC
                 R0
           MOV @RO. #OFFH
        NO_ROLL_OVR5:
           MOV RO, #DUMYO_LSB
                                               :Pt to LB of 1st test data
1640
        INC_DATA_LP:
            INC @RO
                                               ; Increment test data
            CINE GRO, #0, NO_ROLL_OVR
                                               ;Jump unless byte rolled over
           INC RO
                                               ; If LB rolled, pt to HB
1645
                                               ;...and increment
           CJNE @R0,#0,NEXT_LB
MOV R1,#DUMYOF0_7
MOV @R1,#0FFH
                                               ;Jump unless HB rolled over
                                               ;Pt to first OverFlow byte
                                               ; ... and set all bits to indicate
           INC R1
MOV GR1, OFFH
                                               ;...all data words rolled. Pt to
                                               ;...2nd OF byte and do same.
1650
            SJMP NEXT_LB
                                               ;Jump to pt to next data word
        NO_ROLL_OVR:
           INC
                RO
                                               ;Pt to data word HB
        NEXT_LB:
           INC RO
1655
                                               ;Pt to next data word LB
           INC RU
CJNE RO, *DUMYOFO_7, INC_DATA_LP ;Jmp if not at end
MOV RO *NUMYO LSB ;Pt to LB of 1st test data word
           MOV RO, #DUMYO_LSB
           MOV B,#34
                                               ; Number of bytes to XMIT, excluding STATUS
            CALL XMIT_DATA
                                               ;Trans B bytes begining at R0
1660
           MOV RO, #DUMYO_LSB
                                               ;Set up Buffer to copy from
           MOV R1, #CNTR_BUF
                                               ;Set up Buffer to copy to
        COPY_BUF:
           MOV A, GRO
MOV GR1, A
                                               ;Copy Buffer byte
1665
            INC RO
                                               ; Point Source buffer to next byte
            INC R1
                                               ; Point Dest buffer to next byte
            CJNE RO, #DUMYOFO_7, COPY_BUF
                                               ;Jump if not at end
           JNB PKT_IN_PROG, NO_PKT1
           CALL STOP_PKT
1670
        NO_PKT1:
           JMP MAIN
        CHK_SND_STS:
1675
           CJNE A, #SND_STS, CHK_RD_TEMP
        :This Command is set by SCC ISR when any transmit or receive error is detected.
        ;It can also be sent by Master.
CLR NEW_CMND
        CLR NEW_CMND ;Processing current command ;The following code up to NO_ROLL_OVR3 label is for diagnostics only. The Number
        ; of Errors counter is transmitted to Master after reciept of SND_DEBUG cmnd.
1680
           MOV RO, #NUMERR_LSB
                                               ;Pt to LSB of # Errors Detected
            INC GRO
                                               ;Increment # Errors Detected
           CJNE @RO, #0, NO_ROLL_OVR3
                                               ; Jump Unless Byte Rolled over
           INC RO
                                               ; If LB rolled, pt to Hb
1685
                                               ; ... and increment
           CJNE @RO, #0, NO_ROLL_OVR3
MOV @RO, #0FFH
                                               ; Jump Unless HB rolled over
                                               ; Set Both ferror bytes to FF
           VOM
                 RO, #NUMERR_LSB
           MOV GRO, #OFFH
1690
        NO_ROLL_OVR3:
            MOV DPTR, #CMDR
                                               ;SCC Command reg - reset RFIFO
        CLEAR1:
           MOVX A, ODPTR
                                               ; Wait til Command Executing (CEC) is clear
           JB ACC.2, CLEAR1
MOV A, #RHR
1695
                                               ; Send Reset HDLC Receiver (RHR)
           MOVX GDPTR, A
                                               ;SCC Command reg - reset XFIFO
           MOV DPTR, #CMDR
           CLR XFIFO_RDY
                                               :This bit will be set following reset of XFIFO
        CLEAR2:
```

```
1700
           MOVX A, @DPTR
                                               ;Wait til Command Executing (CEC) is clear
;Be sure XPR from XRES does not trigger T1 Int
;Send Transmit Reset (XRES) to reset XFIFO
           JB ACC.2,CLEAR2
CLR PKT_QUED
           MOV
                A. #XRES
           MOVX SDPTR, A
       WT_FOR_INT5:
JNB XFIFO_RDY, WT_FOR_INT5
                                                ; Wait for Trans Pool Ready INT
1705
                                                ;...after XFIFO reset
        LOAD_STS:
           CLR XFIFO_RDY
                                                ; Indicate XFIFO not ready during trans
           MOV A, #MSTR_ADD
MOV DPTR, #FIFO
                                                ; Masters address must be inserted for transparent
                                                :...frame.
1710
           MOVX GDPTR, A
                                                ;Load into XFIFO
           MOV A, #SDLC_CTL
                                                ;SDLC Control byte must be inserted for transparent
           MOVX EDPTR.A
                                                : . . . frame.
           MOV A, STATUS
                                                ;STATUS is 1st byte of every trans
           MOVX @DPTR, A
1715
           MOV STATUS, #0
MOV DPTR, #CMDR
                                                ;Current status sent, so clear
        CLEAR3:
           MOVX A, GDPTR
           JB ACC.2, CLEAR3
MOV A, #XTF_XME
                                               ;Wait til Command Executing (CEC) is clear ;Send XTF and Trans Message End
1720
           MOVX @DPTR.A
                                                :...command to SCC to finish I frame.
           JNB PKT_IN_PROG, NO_PKT2
           CALL STOP_PKT
1725
        NO_PKT2:
           JMP MAIN
        CHK RD TEMP:
1730
        ; Reads DS1620 temp sensor and loads value into XFIFO.
           CJNE A, #RD_TEMP, CHK_RES_XNR
           CLR NEW_CMND
                                                ; Processing current command
           CALL READ_TEMP
                                                ; Read DS1620 into TEMP_LSB/MSB
           JB XFIFO_RDY,LOAD_TEMP
MOV DPTR,#CMDR
1735
                                                :SCC Command reg - reset XFIFO
        CLEAR4:
           MOVX A, @DPTR
           JB ACC.2, CLEAR4
CLR PKT_QUED
                                                ;Wait til Command Executing (CEC) is clear
                                                ; Be sure XPR from XRES does not trigger T1 Int
           MOV A, #XRES
MOVX @DPTR, A
1740
                                                ;Wait for Trans Pool Ready INT
        WT_FOR_INT6:
           JNB XFIFO_RDY, WT_FOR_INT6
                                                ;...after XFIFO reset
        LOAD_TEMP:
           CLR XFIFO_RDY
1745
                                                ; Indicate XFIFO not ready during trans
           MOV A, #MSTR_ADD
MOV DPTR, #FIFO
                                                :Masters address must be inserted for transparent
                                                ; ... frame.
           MOVX GDPTR, A
                                                ;Load into XFIFO
           MOV A, #SDLC_CTL
MOVX @DPTR.A
                                                ;SDLC Control byte must be inserted for transparent
1750
                                                :....frame.
           MOV A, STATUS
                                               ;STATUS is 1st byte of every trans
           MOVX ODPTR, A
           MOV STATUS, #0
                                               ;Current status sent, so clear
           MOV A, TEMP_LSB
INC DPTR
1755
           MOVX @DPTR, A
           MOV A, TEMP_MSB
MOVX @DPTR.A
           MOV DPTR, #CMDR
MOV A, #XTF_XME
                                               ; Send XTF and Trans Message End
1760
                                               ;...command to SCC to finish
           MOVX SDPTR, A
                                                ;...I frame.
           JNB PKT_IN_PROG, NO_PKT3
           CALL STOP_PKT
        NO PKT3:
1765
           JMP MAIN
        CHK_RES_XNR:
        Resets SCC'c Receiver and Transmitter and clears diagnostic counters GC_RCV,
1770
        ;RL_RCV and NUMERR.
           CJNE A, #RES_XNR, CHK_SET_DACS
           CLR NEW_CMND
MOV DPTR,#CMDR
                                                :Processing current command
                                               ;SCC Command reg - reset XFIFO
        CLEARS:
1775
           MOVX A. SDPTR
                                               ; Wait til Command Executing (CEC) is clear
           JB ACC.2, CLEAR5
                                                ;Be sure XPR from XRES does not trigger T1 Int
           CLR PKT_QUED
           MOV A, #XRES
                                               ;...if not ready
           MOVX GDPTR, A
1780
       CLEAR6:
```

```
MOVX A,@DPTR
JB ACC.2,CLEAR6
MOV A,#RHR
                                                  ; Wait til Command Executing (CEC) is clear
                                                 ;...if not ready
            MOVX ODPTR, A
1785
           MOV RO, #GC_RCV_LSB
MOV @RO, #0
                                                  ;Clear All Debug Info
        NEXTBYTE:
            INC RO
            MOV GRO, #0
1790
            CJNE RO, #NUMERR_MSB, NEXTBYTE
            JNB PKT_IN_PROG,NO_PKT4
            CALL STOP_PKT
        NO_PKT4:
           JMP MAIN
1795
        CHK_SET_DACS:
        ;This command is rec'd with 16 bytes of data. Loads each DAC with corresponding value
        :from receive buffer.
1800
            CJNE A. #SET_DACS, CHK_RD_DACS
            CLR NEW_CMND
            CALL SET_DACS_DIFF
                                                 ;Set DACs from incoming message
            JNB PKT_IN_PROG, NO_PKT5
            CALL STOP_PKT
1805
        NO_PKTS:
            JMP MAIN
        CHK_RD_DACS:
        ;Loads XFIFO with current DAC settings taken from DAC_SAV buffer
1810
           CJNE A, #RD_DACS, CHK_CLR_CNTS
CLR NEW_CMND
            CALL READ_DAC_SETTINGS
            JNB PKT_IN_PROG, NO_PKT6
1815
            CALL STOP_PKT
        NO_PKT6:
           JMP MAIN
1820
        CHK_CLR_CNTS:
        ;Stop, clear and restart all counters without reading them.
           CJNE A, #CLR_CNTRS, CHK_DEBUG
CLR NEW_CMND
            ORL CKCON, #001H ; Set MDO bit for stretch memory of 1.
1825
                                 ;...DACs require a stretch of 1 to
                                 ;...satisfy worst case conditions.
                                 ;...This instruction assumes MD1 and MD2
                                 ;...are clear.
            CALL RESET_CNTRS
           ANL CKCON, #0FEH ; Set to
JNB PKT_IN_PROG, NO_PKT7
1830
                                 ;Set to no stretch memory.
            CALL STOP_PKT
        NO_PKT7:
           JMP MAIN
1835
        CHK_DEBUG:
        This command used for diagnostics only. It transmits the Get Counts Rec'd, Reloads Rec'd and Number of Errors counters.

CJNE A, #SND_DEBUG, NO_VAL_CMND ; Send Debug Stats Info to Master CLR NEW_CMND ; Processing Current Command
1840
                                                 ; Processing Current Command
           MOV RO.#GC_RCV_LSB
MOV B,#7
                                                 ;Pt to 1st byte in Debug Buffer
                                                 :Number of bytes to XMIT, excluding STATUS
           CALL XMIT_DATA
JNB PKT_IN_PROG,NO_PKT8
CALL STOP_PKT
                                                 ;Trans B bytes begining at RO
1845
        NO_PKT8:
           JMP MAIN
1850
        NO_VAL_CMND:
           JMP MAIN
1855
       END ; End of VACISBBD.ASM module
```